A set of ICs has been developed for the high speed data link at data rates above 10 Gbit/s. A recessed gate process for double pulse doped quantum well transistors has been used with e-beam written 0.3 pm gates. A 4 bit multiplexer and a laser diode driver for the transmitter as well as transimpedance amplifier, bit synchronizer and 4 bit demultiplexer for the receiver have been successfully operated with data rates up to 20 Gbit/s.
Introduction
Fibre optical links with extremely high data rates are required in long haul telecommunication networks, but also within super computers. For applications over short distances, fully integrated GaAs circuits are possible for transmitter and receiver with a wavelength of 0.85 pm. Fig. 1 shows the system Mock diagram with the components, which have been fabricated at the IAF. A parallel data stream has to be serialized by a 4:l multiplexer. The serial datastream is amplified by the laser driver, which also delivers the DC current for the AlGaAs/GaAs laser diode. The optical signal, which is transmitted across the fibre, is received by a MSM-photodetector. The MSM-photodiode is integrated with the transimpedance amplifier. The received optical signal induces a photocurrent, which is the input signal for the bit synchronisation after amplification. The synchronized serial data signal is splitted-into four channels by the 1 :4 demultiplexer. In this paper, we describe all chips and the measured results except the bit synchronizer, which has already been published [l] .
process. 
Technology
All chips are fabricated using the same recessed-gate process for double pulsedoped quantum well HEMTs [2] . Both, enhancement and depletion type of transistors are realized on the same MBE wafer with AlGaAs etch stop layers and a selective reactive ion etch Laser Driver
The circuit diagram of the laser driver is shown in Fig. 4 . The differential design can easily be linked to the MUX. The DC bias of the laser diode is driven by the transistors ER2. EF82. The high speed signal is sharpened by EF71 and EF81 after preamplification of the input stages EF1 ... 6 . A 500 n feed back resistor is used in the first transimpedance stage. After the next amplifying stage a source follower is used as 50 n line driver. The small signal bandwith exceeds 14 GHz. as shown in Fig. 8 . This is to the best of our knowledge, the highest
The block diagram of the 1 :4 demultiplexer is shown in Fig. 10 . The serial input data is first shifted into 4 pre-register and together with the first bit of the next word transfered to the output registers, while the incoming bit is saved in another preregister. This principle allows maximum data aquisition time at the output and resolves all timing problems in the first register stage [SI. Fig. 11 shows an high speed test at 1 1 Gbit/s proving full high speed functionality of the chip. 
